## **REMARKS**

The application contains claims 1-7, 9-20 and 22-27. Claim 21 has been cancelled. Claims 9-19 and 23-27 have been allowed; the allowance is noted with appreciation.

Applicants note that this application is related to a co-pending application s.n. 09/708,722 (Exr. Barry O'Brien). Art from an office action in the related application is being filed in an IDS herewith.

Claims 1-3, 20 and 22 have been amended to overcome the standing § 101 rejections. The claims now recite that the trace is stored in a memory entry, which clearly is statutory subject matter. This amendment overcomes the § 101 rejections.

Claims 1-3 and 20 stand rejected as anticipated by <u>Agarwal</u>, U.S. Patent No. 5,966,541. These rejections also are overcome by the foregoing amendment. The claims now recite that a memory entry stores a trace having at least two prefixes. This is not shown in the cited art. Even if blocks 101-103 (FIG. 8) could be argued to correspond to the claimed traces, <u>Agarwal</u> has no teaching to suggest that all these blocks would be stored in a common memory entry. Thus, the pending claims define over the cited art.

Applicants respectfully request allowance of the application.

Respectfully submitted,

Date: NOV ZI, Z003

Robert L. Hails, Jr.

Registration No. 39,702

(Attorney for Intel Corporation)

KENYON & KENYON 1500 K Street, N.W. Washington, D.C. 20005

Ph.: (202) 220-4200 Fax.: (202) 220-4201